Contents of Digital Logic design 4th by M. Morris Mano | Michael D. Ciletti

# Chapter no. 1 Digital systems and Binary numbers

* 1. Digital systems
  2. Binary numbers
  3. Number-base conversions
  4. Octal and hexadecimal number
  5. Complements
  6. Signed binary numbers
  7. Binary codes
  8. Binary storage and registers
  9. Binary logic

Problems

References

# Chapter no. 2 Boolean algebra and Logic Gates

* 1. Introduction
  2. Basic definition
  3. Axiomatic definition of boolean algebra
  4. Basic theorems and properties of boolean algebra
  5. Boolean functions
  6. Canonical and standard forms
  7. Other logic operations
  8. Digital logic gates
  9. Integrated circuits

Problems

References

# Chapter no. 3 Gate – Level Minimization

* 1. Introduction
  2. The map method
  3. Four-variable map
  4. Five-variable map
  5. Product-of-sums simplification
  6. Don’t care conditions
  7. NAND and NOR implementation
  8. Other two-level implementation
  9. Exclusive – OR function
  10. Other minimization methods
  11. Hardware description language

Problems

References

# Chapter no. 4 Combinational logic

* 1. Introduction
  2. Combinational circuits
  3. Analysis procedure
  4. Design procedure
  5. Binary Adder – Subtractor
  6. Decimal adder
  7. Binary multiplier
  8. Magnitude comparator
  9. Decoders
  10. Encoders
  11. Multiplexers
  12. HDL Models of combinational circuits

Problems

References

# Chapter no. 5 Synchronous sequential logic

* 1. Introduction
  2. Sequential circuits
  3. Storage elements: latches
  4. Storage elements: Flip – flop
  5. Analysis of clocked sequential circuits
  6. Synthesizable HDL models of sequential circuits
  7. State reduction and assignment
  8. Design procedure

Problems

References

# Chapter no. 6 Registers and counters

* 1. Registers
  2. Shift registers
  3. Ripple counters
  4. Synchronous counters
  5. Other counters
  6. HDL for registers and counters

Problems

References

# Chapter no. 7 Memory and Programmable logic

* 1. Introduction
  2. Random access memory
  3. Memory decoding
  4. Error detection and correction
  5. Read – only memory
  6. Programmable logic array
  7. Programmable array logic
  8. Sequential programmable devices

Problems

References

# Chapter no. 8 Design at the Register transfer level

* 1. Introduction
  2. Register transfer level (RTL) notation
  3. Register transfer level in HDL
  4. Algorithmic state machines (ASMs)
  5. Design example
  6. HDL Description of Design Example
  7. Sequential binary multiplier
  8. Control logic
  9. HDL Description of Binary Multiplier
  10. Design with Multiplexers
  11. Race – free design
  12. Latch – free design
  13. Other language features

Problems

References

# Chapter no. 9 Asynchronous sequential logic

* 1. Introduction
  2. Analysis procedure
  3. Circuits with latches
  4. Design procedure
  5. Reduction of state and flow tables
  6. Race – free state assignment
  7. Hazards
  8. Design example

Problems

References

# Chapter no. 10 Digital Integrated circuits

* 1. Introduction
  2. Special characteristics
  3. Bipolar – transistor characteristics
  4. RTL and DTL circuits
  5. Transistor – transistor logic
  6. Emitter – coupled logic
  7. Metal – oxide semiconductor
  8. Complementary MOS
  9. CMOS transmission Gate circuits
  10. Switch – level modelling with HDL

Problems

References

# Chapter no. 11 Laboratory Experiments with Standard ICs and FPGAs

* 1. Introduction
  2. Experiment 1: Binary and decimal numbers
  3. Experiment 2: Digital Logic Gates
  4. Experiment 3: Simplification of boolean functions
  5. Experiment 4: Combinational circuits
  6. Experiment 5: Code Converters
  7. Experiment 6: Design with Multiplexers
  8. Experiment 7: Adders and subtractors
  9. Experiment 8: Flip – Flops
  10. Experiment 9: Sequential circuits
  11. Experiment 10: Counters
  12. Experiment 11: Shift registers
  13. Experiment 12: Serial registers
  14. Experiment 13: Memory Unit
  15. Experiment 14: Lamp Handball
  16. Experiment 15: Clock – pulse generator
  17. Experiment 16: Parallel Adder and Accumulator
  18. Experiment 17: Binary Multiplier
  19. Experiment 18: Asynchronous sequential circuits
  20. Verilog HDL Simulation experiments and rapid prototyping with FPGAs

# Chapter no. 12 Standard Graphic symbols

* 1. Rectangular – shape symbols
  2. Qualifying symbols
  3. Dependency notation
  4. Symbols for combinational elements
  5. Symbols for flip – flops
  6. Symbols for registers
  7. Symbols for counters
  8. Symbols for RAM

Problems

References